This paper describes a 0.13-µm CMOS made by using highly reliable copper and SiLK T.M. (DOW CHEMICAL) interconnection technologies. We propose a hybrid interlayer structure with SiLK T.M. at the trench level and SiO 2 at the via level to improve electrical properties, mechanical strength, and reliability. Using these technologies, we made a fully functional 1.5-Mbit SRAM macro and investigated the reliability of its copper wiring in terms of electromigration.
Introduction
Metal oxide semiconductor (MOS) transistors continue to be very successful, mainly because improvements made in lateral scaling technology can easily be applied to them. 1) Lateral scaling improves both performance and packing density. The fundamental logic behind the scaling of MOS devices is to reduce their lateral dimensions by using the fundamental scaling factor α, meaning that the minimum size of next generation complimentary metal oxide semiconductor (CMOS) large-scale-integrated (LSI) circuits can be defined by multiplying the minimum size of present generation devices by α. A problem arises, however, in that the wiring resistance and capacitance increase as the minimum size decreases, because the cross-sectional area of the wiring becomes smaller and fringe effects become significant.
Multilevel interconnect technology is important for making high-performance ultra-large-scale-integrated (ULSI) circuits, because signal delay owing to wiring delay has become more dominant than a transistor gate delay with the shrinking design rules of ULSI. [2] [3] [4] Therefore, high-performance CMOS logic LSIs have been realized by reducing the wiring capacitance and resistance. In terms of material changes, the effective dielectric constant can be reduced by using low-k materials, such as organic or porous materials. The electrical conductivity of ULSI wiring can be reduced by using copper instead of aluminum. Moreover, using copper wiring and a low-k material in ULSIs improves wiring reliability and reducing power consumption. 3, 5) For these reasons, many research groups sought ways to combine low-k dielectrics with copper wiring. [6] [7] [8] [9] [10] [11] [12] However, SiO 2 film, which has been conventionally used as a dielectric material in ULSIs, is generally superior to low-k materials with regard to mechanical strength, chemical stability, and thermal stability. Therefore, many problems have to be overcome if we are to combine low-k materials and copper interconnection technology in the manufacture of semiconductor devices.
In this paper, we describe a process technology that uses low-k dielectrics and copper wiring in a way that promises to improve ULSI performance. We discuss an interconnect structure promising in terms of its electrical properties, mechanical properties, and reliability, and describe how copper wiring can be used in a hybrid interlayer structure with SiLK T.M. (DOW CHEMICAL) at the trench level and SiO 2 at the via level. We also describe the fabrication process of a hybrid SiLK T.M. /copper interconnect structure, focusing especially on the film properties of SiLK T.M. during the thermal curing process and the improved adhesion between SiLK T.M. and cap-SiO 2 . We have demonstrated a fully functional 1.5-Mbit static random access memory (SRAM) macro made using this technology. In addition, we discuss the reliability of copper wiring in terms of electromigration when this technology is applied.
Selection of A Wiring Structure

Mechanical properties of SiLK
T.M. materials Table 1 shows the mechanical properties of common ULSI materials. 13, 14) The mechanical and thermal propertiesthe Young's modulus, Poisson's ratio, hardness, coefficient of thermal expansion (CTE), and thermal conductivity-of SiLK T.M. greatly differ from those of SiO 2 , the most com- 
Estimation of wiring capacitance, mechanical
strength, and reliability We will discuss the optimum interconnect structure here in terms of the electrical properties, mechanical properties, and reliability. The three interconnect structures that we used to estimate the wiring capacitance and the estimated values are shown in Fig. 1 . The wiring capacitance was estimated by using Raphael software. The first wiring structure was the hybrid SiLK T.M. structure ( Fig. 1(a) ) where a stacked structure of SiO 2 and SiLK T.M. was used as the dielectric at the trench level and SiO 2 was used as the dielectric at the via level. The second structure was a full SiLK T.M. structure with no etching stopper at the bottom of the trench ( Fig. 1(b) ); SiLK T.M. was used as the dielectrics at both the trench and the via levels, and SiO 2 was added at the top of the trench level. Full SiLK T.M. structure was fabricated using the time etch process. 11) In the hybrid SiLK T.M. and full SiLK T.M. structures, the SiO 2 on the SiLK T.M. at the trench level acted as a CMP stopper during the CMP process. 6, 7) The last structure we tested was a conventional SiO 2 structure without a SiN stopper at the bottom of the trench (Fig. 1(c) ), and in which SiO 2 was used as the dielectrics in the trench and via levels. The structure was also fabricated using the time etch process. In the simulation, the trench height of the wiring was 400 nm, the via depth was 600 nm, and the wiring pitch was 440 nm. The assumed k value was 2.7 for SiLK T.M. , 4.1 for SiO 2 , and 7.0 for SiN. The full SiLK T.M. interconnect structure had the lowest wiring capacitance of these three structures. The introduction of SiLK T.M. at the trench level also improved the wiring capacitance of the hybrid SiLK T.M. structure compared to that of the conventional SiO 2 structure.
We tested the mechanical strength of the copper wiring in each structure by estimating von Mises stress at the via level when a compressive load stress of 0.12 MPa (wire-bonding stress) was applied to the top surface of the pad dielectric. Wiring structure and mechanical properties for this calculation were shown in Fig. 2 and Table 1 in height, consequently three copper wirings existed at both first level metal line (M1) and second level metal line (M2) and nine vias existed between M1 and M2. Stress was calculated by using the finite element analysis with 1.2 millions meshes. To simplify the modeling, the silicon substrate was treated as a grid surface and all interfaces between other materials had perfect adhesion. Consequently, the nodes along the bottom of M1 were pinned. Figure 3 shows the calculated maximum von Mises stress at the via-level. The estimated von Mises stress in SiO 2 and hybrid SiLK T.M. interconnect structures were lower than that of full SiLK T.M. interconnect structure. The via-level SiO 2 was to ensure the structure was sufficiently strong.
We tested the reliability of the copper wiring in each structure by estimating the increase in wiring temperature during high current density flows. The trench heights of the wiring and the via depths used in the simulation are shown in Table 2 . In all structure, a copper wiring in the width of 10 µm existed only in M7 and this was electrically isolated metal line. In the calculation, a thermal resistance from a copper wiring to a silicon substrate was estimated by the 2 dimensional distribution of temperature in the cross-section, which was normal to the longitudinal direction of isolated metal line. To simplify the modeling, barrier metal was neglected. Used thermal conductivities for calculation were shown in Table 1 . The size of the simulation was 50 µm in width including the cross sec- T.M. interconnect structure, and 2.5 × 10 2 K/W for conventional SiO 2 interconnect structure. Thermal resistance from a silicon substrate to a package was assumed to be 60 K/W. 15) Increase in wiring temperature was estimated from the above thermal resistances and electric current density and thermal coefficient of electric resistance.
The simulated wiring temperatures with 10 µm width for seventh level copper (M7) on a the multi-stacked dielectrics are shown in Table 3 . For all three structures, the rise in the wiring temperature became larger as the current density rose. When the current density was 1.0 × 10 6 A/cm 2 , the wiring temperature increase was 21
• C for the hybrid SiLK T.M. and 42
• C for the full SiLK T.M. structures; for the conventional SiO 2 structure, it was only 11
• C. Calculating the mean life time of copper wiring according to Black's equation, 
we found that the lifetime of the hybrid structure was about 82% and that of the full SiLK T.M. structure was 63% of the lifetime of the SiO 2 structure. (For the calculation, we assumed Ea = 1.0 and, n = 2.) The likely degradation in the full SiLK T.M. structure is a concern, because it greatly reduces the copper interconnect reliability.
Therefore, our calculations regarding the wiring capacitance, von Mises stress, and reliability indicate that copper/hybrid SiLK T.M. interconnect structure is the most promising in terms of both performance and reliability.
Experimental Study
Film properties of SiLK
T.M. under various curing conditions SiLK T.M. is usually cured through thermal annealing and understanding how the SiLK T.M. film properties are affected by the curing process is important for establishing a copper/SiLK T.M. interconnect technology. We investigated the cross linkage of SiLK T.M. and the thermal stress as functions of curing temperatures from 380 to 450
• C and curing times from 15 to 360 min. In the experiments, a bare silicon wafer was coated with SiLK T.M. , and then curing was done in a furnace. The SiLK T.M. thickness was 150 nm in most cases, but we used a thickness of 450 nm in the thermal stress experiments to improve the S/N ratio.
The cross linkage of SiLK T.M. was estimated from Raman peak intensities of the carbon triple bond near 2200 cm −1 and the aromatic bonds near 1600 cm −1 . Figure 4 shows the cross linkage of SiLK T.M. as a function of the square root of the curing time. The cross linkage increased almost linearly with the square root of the curing time at all the curing temperatures. This suggested that the cross linkage reaction proceeds in a manner similar to diffusion processes. This was similar to findings regarding the hot-plate curing process, 17) although the ramping and cooling rates were different in each case. Therefore, the SiLK T.M. cross linkage is not affected by the ramping rate, but is affected by the curing temperature and curing time. The residual stress of SiLK T.M. was measured with the FLX-2908 (KLA TENCOR) using blanket wafers heated from room temperature to 400
16)
• C or 450
• C. Figure 5 shows the results. At room temperature, the blanket wafers had a residual tensile stress about 60 MPa. The residual stress under all curing conditions decreased with increasing temperature and the variation in the residual stress during this measurement was almost the same as that under a cross linkage of more than 70%. The SiO 2 film deposited by plasma CVD had compressive stress at room temperature and the residual stress generally of that increased with increasing temperature. The behavior of the residual stress differs notably between SiLK T.M. and the SiO 2 deposited by plasma CVD during the thermal process. This means that a large stress is likely to occur at the interface between SiO 2 and SiLK T.M. at both the trench and via levels of our hybrid structure during the thermal process.
We investigated the adhesion between the SiLK T.M. and the via SiO 2 with a scratch tester (SHIMADU SST100) as a function of the SiLK T.M. cross linkage. For the experiment, blanket wafers of SiO 2 were coated with a 150-nm-thick layer of SiLK T.M. and then cured in the furnace under various curing conditions. The adhesion strength between the SiLK T.M. and the via SiO 2 was about 8.8 gf after curing at 400
• C for 30 min. Under these conditions, the estimated SiLK T.M. cross linkage was 70% (Fig. 4) . Moreover, the adhesion strength between SiLK T.M. and the via SiO 2 was almost the same for the SiLK T.M. cross linkage more than 70% in our experiment. Therefore, we selected 400
• C for 30 min as the curing conditions.
Adhesion between SiLK
T.M. and cap-SiO 2 To realize the hybrid structure, strong adhesion between SiLK T.M. and the cap-SiO 2 is important during the copper electrochemically plating (ECP) and copper CMP processes as well as during the thermal curing. We investigated this adhesion through stud-pull and patterned wafer testing.
For the experiment, blanket wafers were coated with a 150-nm-thick SiLK T.M. layer and then cured in the furnace at 400
• C for 30 min. After the curing, a 250-nm-thick capSiO 2 film was deposited on the SiLK T.M. . During the deposition, TEOS/O 2 or SiH 4 /N 2 O/N 2 gases were introduced into the parallel-plate plasma CVD chamber and films were deposited through the decomposition of these source gases in the plasma. The deposited films from TEOS/O 2 and SiH 4 /N 2 O/N 2 gases have a refractive index of 1.46 and 1.47 at the wavelength of 633-nm, respectively. After we prepared 20 samples from each wafer, stud pins were bonded to the capSiO 2 of each sample at 150
• C for 60 min. The measurements were carried out with the Sebastian Five (JEOL DATUM). Under the same conditions as for cap-SiO 2 deposition, patterned wafers were prepared to evaluate the adhesion between cap-SiO 2 and SiLK T.M. in the copper wiring process. Figure 6 shows the results of the stud-pull tests. The adhesion strength was more than 60 MPa for all samples formed with the SiH 4 /N 2 O/N 2 gases and the distribution of results was tight. On the other hand, some samples had adhesion strength of less than 60 MPa when the TEOS/O 2 gases were used and the adhesion strength ranged from 30 to 80 MPa. After all the samples were tested, we examined any areas of peeling with a microscope. Peeling occurred at the interfaces between the stud pin and the cap-SiO 2 , or between the Si substrate and the SiLK T.M. when the SiH 4 /N 2 O/N 2 gases were used. However, with the TEOS/O 2 gases, peeling also occurred between the cap-SiO 2 and SiLK T.M. . In the patterned wafers testing, a chemical includ- ing hydroxylamine was used for the post treatment after etching and chemicals including sulfuric acid, copper(II) sulfate pentahydrate, hydrochloric acid, sodium2-mercaptopropanesulfonate, polyethylene glycol, and ethylenediamine monohydrate were used in ECP process. We observed peeling between the SiLK T.M. and the cap-SiO 2 deposited from TEOS/O 2 gases during the ECP process (Fig. 7) . No peeling was observed when cap-SiO 2 was deposited from SiH 4 /N 2 /N 2 O gases.
In order to investigate the process widow, refractive index of SiO 2 was changed by the variation of the gas flow ratio of SiH 4 /N 2 O/N 2 . At the refractive index above 1.47, no peeling was observed in patterned wafer and the adhesion strength between SiLK T.M. and cap-SiO 2 exceeded 60 MPa in blanket wafers. The adhesion between the SiLK T.M. and cap-SiO 2 must exceed at least 60 MPa to integrate copper wiring in the SiLK T.M. /SiO 2 hybrid structure.
3.3 Process flow of the dual damascene process for the hybrid structure The process flow of dual damascene interconnects with the hybrid SiLK T.M. structure is shown schematically in Fig. 8 . The hybrid structure is fabricated by using a dual hard-mask structure made of SiN and SiO 2 layers. 7) After the dual hardmask is stacked on the SiLK T.M. , the SiN mask is etched with the trench pattern in the first step. In the second step, the SiO 2 mask and then the SiLK T.M. are etched using a photoresist patterned with a via. In the third step, the SiO 2 mask and via SiO 2 are etched with the SiN mask and the SiLK T.M. at the same time. The etching of the via SiO 2 is stopped at the bottom SiN. Finally, the SiN is etched at the same time. After the etching, metallization is done using barrier metal and copper seed sputtering, copper ECP, and CMP techniques.
The hybrid structure enables high selectivity between the SiLK T.M. and SiO 2 for via etching and reduced damage to the via bottom because the SiLK T.M. etching gas, which is a mixture of nitrogen and hydrogen, does not attack the bottom SiN. Also, there is no deterioration in the line capacitance because the SiN mask, which has a high k value of 7, is removed in the final step.
Performance of A Fabricated Device
Interconnect performance
The sheet resistance and line capacitance of a fabricated devices are shown in Figs. 9 and 10. Metal 2 with a 0.4-µm pitch and metal 5 with a 0.60-µm pitch were fabricated, respectively, using copper/hybrid SiLK T.M. technology and the copper/SiO 2 interconnect structures. The resistance and capacitance distributions for M2 were almost the same as those for M5, and the hybrid SiLK T.M. structure allowed as comparable distribution of the RC signal delay relative to the SiO 2 structure. The estimated propagation delay of a two-input NAND with copper/hybrid SiLK T.M. interconnection, where the interconnect length was 500 grids and a grid was equal to 0.4 µm, showed a 70% improvement compared to 0.18-µm CMOS technology with copper/FSG interconnection using this technology. 18, 19) The simulated line capacitance in the M2 structure (k = 2.7, 4.1, and 7.0, respectively, for SiLK T.M. , SiO 2 , and SiN) was 160-170 fF/mm, which was close to the measured value. The 104000 (104 K) via chain resistance stressed with the thermal cycle is shown in Fig. 11 . The distribution of the resistance was tight and the yield was above 99%. This indicates successful filling of copper into both the trench and the via. No degradation was observed before or after the thermal stressing of the via chain at 400
• C for 60 min, for three cycles, confirming that the hybrid SiLK T.M. /SiO 2 structure permitted stability during a multi-level interconnect process that included thermal cycles. Figure 12 shows cross-sectional SEM photographs of a 1.5-Mbit SRAM macro that was fabricated using our 0.13-µm CMOS technology. Figure 13 shows stable cell operation at a low supply voltage of 0.6 V. A schmoo plot of an SRAM cell array test vehicle is shown in Fig. 14 . These results indicate that a functional SRAM can be fabricated using the technology of copper wiring in a SiLK T.M. /SiO 2 hybrid structure.
SRAM performance
Reliability
Electromigration test
To test the copper/hybrid SiLK T.M. interconnect reliability, we measured the length-dependent electromigration (LDEM) of this structure for lengths from 2 to 200 µm and compared these values to those for a copper/SiO 2 ILD struc- ture. The LDEM stress current density was on the order of 1×10 6 A/cm 2 and the temperature ranged from 250 to 300
• C. The failure time was defined by an abrupt increase of the interconnect resistance. 20) As shown in Fig. 15 , the lifetime of the copper/hybrid SiLK T.M. interconnection was almost the same as for the copper/SiO 2 interconnection which was fabri- cated according to an 0.18-µm generation design and offers a lifetime superior to that of aluminum interconnection.
21)
The estimated copper/hybrid SiLK T.M. interconnection lifetime should be sufficient for the 0.13-µm generation.
There was no observed damage to the bonding pad used for the wire-bonding process. The hybrid SiLK T.M. structure has greater mechanical strength than the full SiLK T.M. structure because SiO 2 is 30 times as hard as SiLK T.M. and the hybrid SiLK T.M. structure includes a thick, hard layer of SiO 2 . No dummy is needed under the bonding pad to improve the mechanical strength in the hybrid SiLK T.M. structure, unlike in the full low-k structure.
22)
Conclusion
Our simulation results indicate that a hybrid interlayer structure with SiLK T.M. at the trench level and SiO 2 at the via level is a promising structure that allows us to reduce wiring capacitance without excessively decreasing thermal conductivity. We established a copper wiring technology for the hybrid interlayer structure by clarifying the film properties of SiLK T.M. during thermal processing and improving the adhesion between SiLK T.M. and cap-SiO 2 . A fabricated six transistors SRAM cell incorporating this copper wiring technology showed excellent DC characteristics at a low supply voltage of 0.6 V. The estimated propagation delay of a two-input NAND with the copper/hybrid SiLK T.M. interconnection was improved by more than 70%, compared to that of 0.18-µm CMOS technology with copper/FSG interconnection. The lifetime of the copper/hybrid SiLK T.M. interconnection also appears to be sufficient based on an electromigration test.
